Abstract -This paper elaborates two novel proposed topologies (type-I and type-II) of the high stepup DC-DC converter using switched inductor and voltage multiplier cell. The advantages of these proposed topologies are the less voltage stress on semiconductor devices, low device count, high power conversion efficiency, high switch utilization factor and high diode utilization factor. We analyze the Type-I and Type-II topologies operating principle and mathematical analysis in detail in continuous conduction mode. High-intensity discharge lamp for the automotive application can use the derived topologies. The proposed converters give better performance when compared to the existing types. Also, it is found that the proposed type-II converter has relatively higher voltage gain compared to the type-I converter. A 40 W, 12 V input voltage and 72 V output voltage has developed for the type-II converter and the performances are validated.
Introduction
Various power conditioning circuits use high gain DC-DC converters. Fig. 1 shows the applications of the high gain DC-DC converter. The three broad categories are green energy systems, automotive applications, and electronic equipment. Usage in an automotive application is for boosting the battery voltage (9-12 V) to 100 V required for 35 W High-Intensity Discharge (HID) headlamps [1] [2] . The ideal converter topology for this application should meet the following requirements: 1) High efficiency 2) Low input current ripple 3) Lesser number of power semiconductor switches. Conventional boost converter operates with extreme duty ratio to obtain high gain which leads to implications such as current colossal ripples, increased conduction losses, induces severe diode reverse recovery problem, electromagnetic interference problem and increased rating of all components.
The primary research of non-isolated DC-DC converter in the works of literature includes voltage lift techniques, voltage multiplier, coupled inductor and switched inductor/ switched capacitor. F. L. Luo widely used voltage lift technique to achieve high voltage conversion ratio in [3, 4] . Switches incorporated in voltage lift based converters suffer from voltage stress. Isolated converters, such as forward, flyback, half-bridge, full-bridge, and push-pull types can be used to convert a low input voltage into a higher output voltage by adjusting the Transformers' turns ratio. However, the converter active switches suffer from very high voltage stress and high power dissipation due to the leakage inductance of the transformer [5] .
Transformerless voltage multipliers widely use Diodecapacitor multipliers. Two-phase interleaved boost converter with voltage multiplier in [6] , n stages of diode-capacitorinductor (D-C-L) unit in [7] , combining voltage lift, voltage multiplier, clamp mode and coupled inductor stages in [8] , switched capacitor combined with a classical boost converter in [9] , connecting n stages of diodecapacitor-inductor (D-C-L) units on the input side and m number of units of voltage multiplier cells in [10] , multistage switched-capacitor-voltage-multiplier/divider in [11] , interleaved soft switched converter with voltage multiplier in [12] , combining coupled inductor and a voltage multiplier module in [13] are used to achieve high gain in the converter. The main disadvantage of combining coupled inductor and a voltage multiplier module is that the duty cycle of each switch shall be not less than 50% under the interleaved control with 180° phase shift. D-C-L unit can be used to achieve high conversion ratio, but the resulting total device number is high. The ESR of the capacitor and parasitic resistance of the inductor affect the efficiency of the converter with voltage lift, voltage multiplier, clamp mode and coupled inductor stages.
Switched capacitor combined with a classical boost converter and with many numbers of capacitor and diodes achieve high conversion ratio. The drawback of combining n stages of diode-capacitor-inductor (D-C-L) units on the input side and m units of voltage multiplier cells results in high input current ripple. Multistage switched-capacitorvoltage-multiplier/divider needs a complicated control circuit for multiphase operation. Many works on soft switching of DC-DC converter using voltage multiplier cells are carried out in [12, 13] . A family of dc-dc converters based on the three-state switching cell and voltage multiplier cells are proposed in [14] . The Voltage multiplier is integrated multiphase converters are proposed in [15] . Interleaved Dual coupled inductor with voltage multiplier is designed in [16, 17] . Switched Inductor based Active Network Converter (SL-ANC) is used to derive Coupled inductor based Active Network Converter (CL-ANC) and its performance is studied in [18] . However, the static gain of the converter is not much high compared to the other converters.
DC-DC converter with switched capacitor and inductor cell was proposed for step down and step up converter respectively in [19] . However, the voltage stress across the switch is equal to the output voltage which is similar to the quadratic boost converter. A modified form of the converter in [19] is proposed in [20] . Even though the voltage gain is improved; the voltage stress across the switch is still high. The voltage gain of the switched capacitor converter is high, but the output voltage is not regulated. The switchedcapacitor converters, proposed in [21] can provide any high conversion ratio. However, they operate with a relatively small efficiency as discussed in [22, 23] . Theoretical performance of switched-capacitor Quadratic converter in [24] provides large voltage conversion ratio, but the voltage and current stress on the power switches are quite high. DC-DC voltage multiplier circuit studied by Fibonacci weighed graph approach is discussed in [25] . Its output voltage is also not regulated.
A study is performed on series of Voltage-Lift (VL) split-inductor-type boost converters in [26, 27] . This transformerless high step-up DC-DC converter requires a significant number of the component count to obtain high 
voltage gain. Self-lift and double self-lift Positive Output Elementary Luo (POEL) converters are proposed in [28] by combining voltage lift technique and switched inductor cell for enhancing DC-DC boost the ability of the traditional converters. Super lift boost converter proposed in [29] . However, the voltage conversion ratio is not high enough. Passive and active switched inductor cell is proposed in [30] with equal and unequal inductance in SL cell shows reduced voltage stress, whereas the voltage gain is not too high. From the literature survey, it is concluded that it is necessary to design a converter with all the advantages as mentioned above. 
Proposed Type-I and Type-II Topologies
The switched-inductor cell consists of two inductors (L  ,L  ), three diodes (D  , D  , D  ) as shown in Fig. 2(a) . The voltage gain can be increased by the transition from parallel to the series connection of inductors in switched inductor cell (SL) during on and off the active switch of the converter respectively. During the on period of the active switch, the inductors in the SL cell are charged in parallel. During the off period of the active switch, the inductors in the SL cell are discharged in series to the load. The step up SL cell can be combined with the boost converters, to get a step-up function [19, 24] . Fig. 2 
Operating Principle and Steady Analysis of Type-II topology
The proposed type-I converter can be operated in CCM 
Operating modes of type-I converter in CCM mode:
The operating modes in CCM can be divided into two modes during one switching cycle. 
Voltage across switched inductor L  and L  ,
Voltage across output inductor L  , 
By simplifying (7), (8) and (9) we can derive the voltage conversion ratio as
The generalized voltage transfer gain for even and odd number of voltage multiplier cell is
Where M is the number of multiplier cell. 
Combining (13) and (14) we can derive the following inductor current equations
Operating modes and Steady state analysis of type-I converter in DCM mode:
The current through the diode D  reduces to zero during the off period, and the circuit operates in DCM mode. Current through the inductors L  and L  is equal to i  . There are three modes of operation. During the first mode, the voltage across inductors L  , L  , L  and L  are similar to those in mode I of CCM operation. In the second mode, the voltage across inductors L  , L  , L  and L  are similar to those in mode II of CCM operation. The current i  and i  reduces to zero before the end of mode II. The equivalent circuit of this mode is shown Fig. 4 (c) wherein output capacitor supplies the load.
The variation ratio of inductor current,
During switching off period the variation of i  is equal to ∆i  . The variation ratio of the current i  is one when the circuit works in the boundary state. Equating (17) to one.
Simplifying (18) the boundary condition between CCM and DCM is
When the voltage gain is greater than G  the circuit operates in DCM mode. In this case, current through the diode D  reduces to zero at
where k is the current filling factor given by
In the DCM, by applying the volt-second balance principle
Combining the Eqs. (21), (22) 1nd (23), we can get
Substituting (20) into (24) yields, the voltage transfer gain in the DCM mode as
Operating Principle and Steady State Analysis of Type-II Topology

Operating modes of Type-II converter in CCM mode
The operating modes can be divided into seven modes during one switching cycle. The equivalent circuit in CCM operation is shown in Fig. 6(a)-(e) .
Mode I [0,t  ]:
The switch SW is conducting at this mode. The current flow path is shown in Fig. 6(a) 
Steady state analysis of Type-II converter in CCM mode
To simplify the analysis only stages 1 and 3 are considered for CCM operation because the time durations of modes 4 and 6 are short. Modes 3, 5 and 7 are similar. At mode 1, the main switch SW is turned ON, the inductor L  is charged by the input DCvoltage source V  , and the inductors in the switched inductor cells are charged by the voltage across C  .
The following equations are obtained from Fig. 6 (a) 
Advantages of the Proposed Converters
The proposed converter is compared to some of the recently introduced high step-up converter in the literature [7, 29, 30] . The following parameters are compared: voltage gain, voltage stress across switches and diodes, switch and diode utilization factor, and total device count. The results are tabulated in Tables 2 and 3 .
Voltage gain
The voltage gains of the proposed converter type-I and Voltage stress of switch
Voltage stress across diode in SL cell
Voltage stress across output diode Fig. 8(a) shows the voltage gain (G  ) against the duty ratio of the proposed converter and converters in [7, 29, 30] 
Voltage stress across active switch and diodes:
The expression for the average voltage, average current, voltage and current stress on various components of type-I and type-II topologies are shown in Table 4 . It is clear from the Fig. 8 (b) the proposed type-II topology has the lowest switch voltage stress compared to the other topologies. Since voltage stress is less compared to other three converters, it allows the use of a low-voltagerated MOSFET with lower R  which is beneficial regarding efficiency. Fig. 8(c) shows that the proposed Type-II topology has most moderate voltage stress across the diode in switched inductor cell compared to other converters. This is more advantageous, because it allows the use of fast switching diode for mitigating the reverse recovery problem. It is also found that the current stress of the switch in proposed type-II is less compared to the converter reported in [7] . This is because the main switch in converter [7] is connected in series with the input supply and draws high current for high output power.
Total device count:
The total number components mainly decide the size, weight and cost of the converter in the converter. The comparison between the proposed topology with other converters concerning the number of devices is given in Table 3 . To obtain the graphical comparison between the voltage gain and the total device count, the duty cycle is taken as 0.5 for all the converters, where M is the number of multiplier cell. It can be seen from the Fig. 8(d) the proposed converter requires less number of components compared to other converters. It is found that the proposed type-II converter needs lesser total device count to achieve the same voltage conversion ratio as compared to other topologies. Higher power conversion is possible with proposed topology with less device number.
Utilization factor of switching devices:
The comparison has been made in terms of the utilization factor of switching devices for the proposed converter and other switched inductor based converters in Table 3 . The switch utilization factor of the proposed type-II converter is the best compared to all other converters except the converter in [30] . Proposed Type-II converter and converter in [30] are the best for diode and switch utilization factor respectively. Diode utilization factor of the multiplier cell is high for proposed Type-II converter. If numbers of cells are increased the diode utilization factor of the proposed converter will be comparatively good compared to other converters. Proposed type-II converter has higher total diode utilization factor as compared to all converters. Table 4 gives the average and maximum voltage of the semiconductor devices and other components of the proposed Type -II converter.
Power losses and Efficiency Analysis
The average current through the diode can be given by
i  = i  = i  = i  (39)
The power loss due to forward voltage drop in diode is given by
(40) The RMS current through the diode can be given as The power loss in forward resistance R  of the diode is given as
From Eqn (40), (48) total power loss in diode is obtained P  = P  + P  RMS Current through the switch SW is
Hence, ohmic power loss in switch is
Switching loss in the switch is obtained by
From Eqn (49),(50) total losses in a switch is obtained. RMS value of the inductor current can be derived as
Power loss associated with inductor can be derived using
Capacitor current RMS values can be given by
Capacitor power losses can be derived from
Total power loss in the converter is P  = P () + P  + P  + P  + P  (57) 
Voltage stress of the diodes in voltage multiplier cell
Voltage stress of the diodes in QB
Voltage stress of the switch SW
Average voltage of the diodes in switched inductor cell
Average voltage of the diodes in voltage multiplier cell
Average voltage of the diodes in QB
Average Inductor current 
Simulated and Experimental verification
The effectiveness of the proposed type-II converter is designed and tested for 12V input voltage, 72V output voltage, 40W to verify the theoretical analysis. The following are the hardware components used for constructing the prototype: 
Design of inductor:
The expression for the design of inductor is derived as follows:
During the on period of switch (SW), input current ripple is given as,
From Eqn (59), value of inductor L  is obtained by
From eqn (61) value of inductor L  and L  is obtained by
Design of Capacitor:
The values of the input and output capacitors depend on the output voltage, load resistance, and the operating frequency. 
Satisfying (63) input and output capacitor are selected as 22uF.
The value of voltage multiplier capacitor depends on maximum power, multiplier capacitor voltage and operating frequency. Thus
From (64) voltage multiplier capacitor is selected as 0. 5uF.
Simulation is carried in the nl5 simulator. The obtained output voltage, voltage stresses across switches and diodes are shown given in Fig. 9(a)-(d) .
The experimental waveforms with different duty cycle are shown in Fig. 10(a)-(c) . Further, Fig. 10(a)-(c) show the output voltage and voltage stress on the switch for different duty cycles. It is proved that the switch stress is equal to V  /(M + 1). It means that the voltage stress across the switch is low, i. e., half of the output voltage with M=1, when the switch is turned off. From the Fig. 10(d) , it is proved that the maximum voltage across multiplier diode is also half of the output voltage. The Photograph of the constructed proposed -type-II topology is shown in Fig.  10(e) . Table 6 efficiency is found to be 89%. Inductor loss is considered to be lesser as compared to other converters made for comparison. About 7% efficiency improvement is observed in the proposed type-II topology over the Superlift converter. This topology is best suited for fuel cell application because of continuous and ripples free input current. All the hardware results are obtained from a RIGOL DS1052E/50 MHz Digital storage oscilloscope. Hardware results almost match with simulation waveforms shown in Fig. 9(a)-(d) . The voltage waveforms match with the derived formulae and steady state analysis of the proposed type-II converter. Table 5 gives the theoretical, simulation and experimental comparison of the output voltage and voltage stress across the switch for different duty cycle. An experimental result closely matches with the simulated and theoretical results and the type-II converter performance is validated with this outcome. Fig. 10(f) gives the efficiency versus output power for two different duty cycles 0.4 and 0. 5. We infer that the proposed converters are suitable for low power application like automotive headlamps. The nominal power rating of automotive headlamps with HID lamps is 35-40 W.
Conclusion
In this paper, two non-isolated converters based on switched inductor and voltage multiplier cell has been derived and studied. The detailed analysis of proposed type-I converter is carried out in CCM and DCM mode. We analyzed the type-II converter in continuous conduction mode. The various parameters of type-I and II are compared with other converters in literature. Finally, a 40-W prototype circuit of the proposed type-II converter is designed to validate the result due to its superiority compared to type-I. The following are the characteristics of the proposed converter:
1) The voltage gain is high, and it is possible to attain a voltage gain of twelve with the duty cycle of 0.5 with type-II topology. 2) Due to the integration of SL and VM cell, the proposed converter has less current and voltage stress on power semiconductor devices. Thus, it allows us to select switch with low R DS(on) and thereby alleviating the switch conduction loss. 3) Total device count of the proposed converters is less for high voltage gain. 4) Efficiency of the proposed type-II topology is high compared to other converters taken for comparison It can also be concluded that the proposed converter is much suitable for low power applications like highintensity discharge lamp, where a high voltage is required for steady-state operation of the lamp. 
